

```
1 // unsigned multiplier (without counter)
2
3 module mul(clk, reset, start, word1, word2, product, ready);
4     input clk, reset, start;
5     input [3:0] word1, word2;
6     output [7:0] product;
7     output ready;
8
9     wire m0, load, shift, addshift;
10
11     datapath u1 (clk, reset, load, shift, addshift, word1, word2, product, m0);
12     controller u2 (clk, reset, start, m0, load, shift, addshift, ready);
13
14 endmodule
15
16 module datapath (clk, reset, load, shift, addshift, word1, word2, product, m0);
17     input clk, reset, load, shift, addshift;
18     input [3:0] word1, word2;
19     output [7:0] product;
20     output m0;
21
22     reg [7:0] product;
23     reg [3:0] multiplicand;
24     wire[4:0] sum; // 5-bit
25
26     assign m0 = product[0];
27     assign sum = product[7:4] + multiplicand;
28
29     always @ (posedge clk or posedge reset) begin
30         if (reset) begin multiplicand <= 0; product <= 0; end
31         else if (load) begin
32             multiplicand <= word1;
33             product <= {4'b0, word2}; // lower 4-bit = multiplier
34         end
35         else if (shift) // shift-right
36             product <= {1'b0, product[7:1]};
37         else if (addshift) // add & shift right
38             product <= {sum, product[3:1]};
39     end
40 endmodule
41
42 module controller (clk, reset, start, m0, load, shift, addshift, ready);
43     input clk, reset, start, m0;
44     output load, shift, addshift, ready;
45
46     reg [2:0] state;
47     localparam S0=0, S1=4, S2=5, S3=6, S4=7;
48
49     always @ (posedge clk or posedge reset) // State transitions (with register)
50         if (reset) begin state <= S0; end
51         else
52             case (state)
53                 S0: if (start) state <= S1;
54                 S1: state <= S2;
55                 S2: state <= S3;
56                 S3: state <= S4;
57                 S4: state <= S0;
58                 default: state <= S0;
59             endcase
60
61     // control output logic
62     assign load = (state==S0) & start;
63     assign shift = (state==S1||state==S2||state==S3||state==S4) & ~m0;
64     assign addshift = (state==S1||state==S2||state==S3||state==S4) & m0;
65     assign ready = (state==S0) & ~reset;
66 endmodule
67
```