

```
1 // unsigned multiplier (with counter)
2
3 module mul(clk, reset, start, word1, word2, product, ready);
4     input clk, reset, start;
5     input [3:0] word1, word2;
6     output [7:0] product;
7     output ready;
8
9     wire m0, load, shift, addshift;
10
11     datapath u1 (clk, reset, load, shift, addshift, word1, word2, product, m0);
12     controller u2 (clk, reset, start, m0, load, shift, addshift, ready);
13
14 endmodule
15
16 module datapath (clk, reset, load, shift, addshift, word1, word2, product, m0);
17     input clk, reset, load, shift, addshift;
18     input [3:0] word1, word2;
19     output [7:0] product;
20     output m0;
21
22     reg [7:0] product;
23     reg [3:0] multiplicand;
24     wire[4:0] sum; // 5-bit
25
26     assign m0 = product[0];
27     assign sum = product[7:4] + multiplicand;
28
29     always @ (posedge clk or posedge reset) begin
30         if (reset) begin multiplicand <= 0; product <= 0; end
31         else if (load) begin
32             multiplicand <= word1;
33             product <= {4'b0, word2}; // lower 4-bit = multiplier
34         end
35         else if (shift) // shift-right
36             product <= {1'b0, product[7:1]};
37         else if (addshift) // add & shift right
38             product <= {sum, product[3:1]};
39     end
40 endmodule
41
42 module controller (clk, reset, start, m0, load, shift, addshift, ready);
43     input clk, reset, start, m0;
44     output load, shift, addshift, ready;
45
46     reg [0:0] state;
47     localparam S0=0, S1=1;
48     reg [1:0] count; // count four states
49
50     always @ (posedge clk or posedge reset) // State transitions (with register)
51         if (reset) begin state <= S0; count <= 0; end
52         else
53             case (state)
54                 S0: if (start) begin state <= S1; count <= 3; end
55                 S1: if (count==0) state <= S0;
56                     else count <= count - 1;
57             endcase
58
59     // control output logic
60     assign load = (state==S0) & start;
61     assign shift = (state==S1) & ~m0;
62     assign addshift = (state==S1) & m0;
63     assign ready = (state==S0) & ~reset;
64 endmodule
65
```