

```
1 module smul(clk, reset, start, word1, word2, product, ready);
2     input clk, reset, start;
3     input [3:0] word1, word2;
4     output [7:0] product;
5     output ready;
6
7     wire m0, load, shift, addshift, sub;
8
9     datapath u1 (clk, reset, load, shift, addshift, sub, word1, word2, product, m0);
10    controller u2 (clk, reset, start, m0, load, shift, addshift, sub, ready);
11 endmodule
12
13 module datapath (clk, reset, load, shift, addshift, sub, word1, word2, product, m0);
14     input clk, reset, load, shift, addshift, sub;
15     input [3:0] word1, word2;
16     output [7:0] product;
17     output m0;
18
19     reg [7:0] product;           // 9-bit
20     reg [3:0] multiplicand; // 5-bit
21     wire[4:0] sum;             // 5-bit
22     wire [4:0] eproduct, emcand;
23
24     assign m0 = product[0];
25
26     assign eproduct = {product[7],product[7:4]};
27     assign emcand = {multiplicand[3],multiplicand};
28     assign sum = sub ? (eproduct - emcand) : (eproduct + emcand);
29
30     always @ (posedge clk or posedge reset) begin
31         if (reset) begin multiplicand <= 0; product <= 0; end
32         else if (load) begin
33             multiplicand <= word1;
34             product <= {4'b0, word2};
35         end
36         else if (shift)           // signed shift-right
37             product <= {product[7], product[7:1]};
38         else if (addshift)       // signed add & shift right
39             product <= {sum, product[3:1]};
40     end
41 endmodule
42
43 module controller (clk, reset, start, m0, load, shift, addshift, sub, ready);
44     input clk, reset, start, m0;
45     output load, shift, addshift, sub, ready;
46
47     reg state;
48     reg [1:0] count;
49     localparam S0 = 0, S1 = 1;
50
51     always @ (posedge clk, posedge reset) // State transitions
52         if (reset) begin state <= S0; count <= 0; end
53         else
54             case (state)
55                 S0: if (start) begin state <= S1; count <= 3; end
56                 S1: if (count==0) state <= S0; else count <= count-1;
57             endcase
58
59     // control output logic
60     assign load = (state==S0) && start;
61     assign shift = (state==S1) && ~m0;
62     assign addshift = (state==S1) && m0;
63     assign sub = (state==S1) && (count==0);
64     assign ready = (state==S0) && ~reset;
65 endmodule
66
```